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Abstract 
A dual-gate graphene field-effect transistors is presented, which shows improved RF performance by 
reducing the access resistance using electrostatic doping.  With a carrier mobility of 2700 cm2/Vs, a 
cutoff frequency of 50 GHz is demonstrated in a 350-nm gate length device.  This fT value is the highest 
frequency reported to date for any graphene transistor, and it also exceeds that of Si MOSFETs at the 
same gate length, illustrating the potential of graphene for RF applications.    
 
Index Terms—Graphene, dual gate, field-effect transistor (FET), radio frequency (RF), access 
resistance 
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I. INTRODUCTION 
Graphene is a monolayer of carbon atoms in a honeycomb lattice, which has attracted considerable 
attention over the last few years due to its unique electronic properties [1]. With a high saturation 
velocity (5.5×107 cm/s) [2], graphene is considered a very promising candidate for mmWave (millimeter 
wave) applications.  In addition, the ultra-thin body thickness of graphene offers ideal two-dimensional 
electrostatics for the ultimately scaled-down device.  Recently, cutoff frequencies in the GHz regime 
have been demonstrated in top-gated graphene transistors built on exfoliated single-layer graphene 
sheets [3,4] and few-layer graphene grown on SiC substrates [5].  It was found that, in top-gated 
graphene FETs, the RF performance was primarily limited by the mobility degradation of graphene after 
oxide deposition [3,6].  Recently, Kim et al. have reported progress in enhancing the carrier mobility in 
top-gated graphene FETs by using a thin layer of naturally oxidized Al2O3 as the nucleation layer for the 
deposition of high-k gate dielectrics [7]. Another important factor that strongly affects the overall RF 
performance of graphene transistors is the access resistance between the source/drain contacts and the 
gated graphene channel.  The access regions are required to minimize the capacitance between the gate 
and source/drain electrodes in a top-gated FET structure.  However, since this access region consists of 
only a monolayer of un-gated graphene, the sheet resistance is much higher than that of heavily doped Si 
used in conventional MOSFETs, and is comparable to the resistance of the gated graphene channel.  
Access resistance becomes particularly important when the gate length shrinks, and may hinder further 
improvement of RF performance with the down-scaling of gate length in graphene transistors.   
 This letter describes the use of a dual-gate graphene field-effect transistor to investigate the impact of 
the access resistance on the RF performance.  In this structure, the access resistance of the graphene 
transistor is modulated by the back gate through electrostatic doping.  By varying the back gate voltage, 
the access resistance is reduced by more than half, leading to a four-fold increase of transconductance in 
a 350-nm-gate graphene FET.  Combined with a carrier mobility of 2700 cm2/Vs enabled by an 
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improved oxide deposition process, a cutoff frequency of 50 GHz in the dual-gate graphene FET is 
achieved.     
II. DEVICE FABRICATION 
The device structure of the dual-gate graphene FET (GFET) is shown in Fig 1(a).  Single-layer 
graphene was deposited by mechanical exfoliation on high-resistivity Si substrates (>10 kΩ⋅cm) covered 
with 300-nm-thick thermal oxide.  The source and drain electrodes made of Pd/Au metals (20nm/40nm 
thick) were fabricated by e-beam lithography and lift-off.  The oxide deposition process described in 
Ref. [7] was adopted here to form a layer of 12-nm-thick Al2O3 by ALD (atomic layer deposition) as the 
top-gate dielectric.  Fig. 1(c) shows that the device transfer characteristics were not appreciably 
degraded after this dielectric process.  Finally, the Pd/Au (20 nm/40 nm) metal stack was deposited as 
the top-gate electrode.  Fig. 1(b) shows the SEM image of the double-channel graphene transistor with a 
gate length of Lg = 350 nm. The width of each channel is 27 µm and the spacing between the top-gate 
electrode and the source/drain contacts is 300 nm. 
III. RESULTS AND DISCUSSION 
The Si substrate is used as the global back gate while the top gate serves as the main gate terminal for 
regular FET operations. Fig. 2(a) shows the transfer characteristics of the graphene FET at different 
back-gate voltages VBG.  At VBG = 0 V, the graphene FET exhibits ambipolar transfer characteristics with 
a current minimum at VTG = 0.7V.  This ambipolar transport reflects the gapless nature of graphene band 
structure.  The current minimum corresponds to the Dirac point, where the total carrier density of 
electrons and holes in the graphene channel becomes minimal.  The Dirac voltage VDRC, defined as the 
top-gate voltage at the Dirac point, is linearly dependent on VBG, as shown in Fig. 2(b), and the slope 
(∆VBG/∆VDRC ≅ 35) can be used to determine the capacitance CTG of the top-gate dielectrics.  Using the 
back-gate capacitance value of CBG = 11.6 nF/cm2, CTG  is estimated to be 0.40 µF/cm2.   
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In Fig. 2(a), the current at the Dirac point decreases with increasing VBG, indicating an increasing 
series resistance with VBG. This is because the back-gate not only shifts the threshold voltage of the 
graphene transistor, it also modulates the graphene not covered by the top gate.  This additional 
resistance is analogous to the access resistance in conventional Si MOSFETs.  The total resistance of the 
graphene device RT is modeled as the sum of an ideal graphene channel modulated by the top gate and a 
series resistance RS [2,7], and RT is given by 
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where µ is the field-effect mobility and n0 is the minimum sheet carrier density determined by disorder 
and thermal excitation.  Ctot is the total top-gate capacitance given by Ctot-1 = CTG-1 + CQ-1, where CQ is 
the quantum capacitance of graphene. For a relevant carrier density of ~ 5×1012 cm-2, CQ ≅ 3µF/cm2. 
Based on Eq. (1), a minimum carrier density n0 ~ 5×1011 cm-2 and a field-effect mobility µ ~ 2700 
cm2/Vs, both independent of VBG, was obtained for the graphene channel using the extraction method 
described in Ref. [2,7].  In the following, we show that while the mobility remains constant as VBG 
varies, the device performance can be improved by optimizing other device parameters. Fig. 2(b) shows 
the extracted series resistance RS of the graphene device as a function of VBG, where RS rises with 
increasing VBG up to 40 V. This VBG gate dependence of RS due to un-gated graphene is consistent with 
the trend shown in Fig. 1(c). It is noted that that RS also includes the contact resistance between 
graphene and metal electrodes. To achieve the optimal RF performance in dual-gate graphene 
transistors, it is necessary to bias the VBG properly so that RS is at its minimum. 
Fig. 2(c) shows the transconductance gm of the graphene device at different back-gate voltages.  The 
impact of the series resistance on the device performance is evident, as can be seen in the increasing 
peak values of the p-branch gm when VBG decreases from 40 V to -40V.  At VBG = -40V and VTG = 1.5, 
the graphene FET reaches a peak gm of -0.22 mS/µm.  It is noted that while the series resistance is 
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reduced by roughly half from VBG= 40 V to -40 V, the peak p-type gm is enhanced by four times, 
changing from -0.05 to -0.22 mS/µm.  The output characteristics at VBG = -40V are shown in Fig. 2(d).   
To assess the RF characteristics of the graphene FET, on-chip microwave measurements were carried 
out up to 30 GHz.  The measured S-parameters were de-embedded using specific “short” and “open” 
structures with identical layouts, excluding the graphene channel, to remove the effects of the parasitic 
capacitance and the resistance associated with the pads and connections.  The use of high-resistivity Si 
substrates allows for a dc back-gate bias, while at the same time enabling RF operation without 
significant signal loss.  Based on the results in Fig. 2(c), VBG was kept at -40V in order to achieve the 
highest RF performance in the dual-gate graphene FET.  Fig. 3(a) shows the current gain |h21| from the 
measured S-parameters at VTG = 1.6 V and a drain bias VDS = 0.8 V, yielding a cut-off frequency fT of 50 
GHz. The de-embedded current gain |h21| exhibits the -20dB/dec frequency dependence as expected for 
a well-behaved FET.  This fT value is the highest frequency reported to date for any graphene transistor, 
and it also exceeds that of Si MOSFETs (~25 GHz) at the same gate length of 350 nm [8].   Fig. 3(b) 
shows the peak gm of p-type graphene FETs as a function of the series resistance modulated by VBG.  
The well-known relation fT = gm/(2πC) established for conventional FETs has recently been 
demonstrated to be also valid for graphene devices [3].  Based on the measured fT of 50 GHz for 
gm=0.22 mS, the right axis of Fig. 3(b) shows the projected fT  as a function of RS, illustrating a four-fold 
improvement in fT as RS decreases from 110Ω to 50Ω.   
IV. CONCLUSION 
A dual-gate graphene transistor is fabricated, showing improved RF performance by optimizing the 
series resistance.  A cutoff frequency of 50 GHz is demonstrated for a gate length of 350 nm.  This value 
exceeds that of Si MOSFETs at the same gate length, illustrating the potential of graphene for RF 
applications.  In addition, while a global back gate is used here to optimize the access resistance in a 
dual-get graphene FET, the results can be generalized to other graphene FET structures.  It is expected 
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that similar performance enhancement can be achieved through other techniques such as local bottom 
gates or selective doping [9] to modulate the resistance in the access regions. 
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FIGURES  
Fig. 1 (a) Device schematic of the dual-gate graphene transistor. (b) SEM image of a dual-channel graphene transistor.  The 
channel width is 27 µm and the gate length is 350 nm for each channel. (c) Measured channel conductance as function of 
back-gate voltage of a graphane device before and after the deposition of 12-nm-thick ALD Al2O3.  Prior to the ALD 
process, a layer of 2-nm Al is deposited and oxidized as the nucleation layer. 
 
Fig. 2 (a) Transfer characteristics of the GFET at various back-gate voltages and VD = 0.8 V.  (b) Series resistance of the 
GFET and the Dirac voltage VDRC as a function of back-gate voltage. (c) Transconductance of the GFET at various back-gate 
voltages. The drain bias is 0.8V. (d) Output characteristics at VBG = -40V. 
 
Fig. 3 (a) RF performance of a 350-nm-gate GFET, showing a current gain at -20dB/dec and a cut-off frequency fT of 
50GHz. (b)  Peak transconductance as a function of series resistance RS derived from Figs. 2(b) and (c).  The projected cut-off 
frequency fT = gm/2πC is shown on the right axis. 
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